Skip to Content
“Methods for Timing Analysis and Logic Synthesis to Decrease Power Dissipation of VLSI Circuits,” 1995.