Skip to Content
鈥淟ayout Conscious Logic Optimization Techniques for Power and Delay Reduction in FPGAs,鈥� 2000.